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Double-dot charge transport in Si single electron/hole transistors
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We studied transport through ultra-small Si quantum dot transistors fabricated from silicon-on-
insulator wafers. At high temperatures, 4 K < T < 100 K, the devices show single-electron or
single-hole transport through the lithographically defined dot. At T < 4 K, current through the
devices is characterized by multidot transport. From the analysis of the transport in samples with
double-dot characteristics, we conclude that extra dots are formed inside the thermally grown gate
oxide which surrounds the lithographically defined dot.
PACS numbers: 73.23.Hk, 85.30.Wx, 85.30.Vw, 85.30.Tv
Recent advances in miniaturization of Si metal-
oxide-semiconductor field-effect transistors (MOSFETs)
brought to light several issues related to the electrical
transport in Si nanostructures. At low temperatures
and low source-drain bias Si nanostructures do not fol-
low regular MOSFET transconductance characteristics
but show rather complex behavior, suggesting transport
through multiply-connected dots. Even in devices with
no intentionally defined dots (like Si quantum wires [1–4]
or point contacts [5]) Coulomb blockade oscillations were
reported. In the case of quantum wires, formation of
tunneling barriers is usually attributed to fluctuations of
the thickness of the wire or of the gate oxide. However,
formation of a dot in point contact samples is not quite
consistent with such explanation. Recently in an elegant
experiment with both n+ and p+ source/drain connected
to the same Si point contact Ishikuro and Hiramoto [6]
have shown that the confining potential in unintention-
ally created dots is similar for both holes and electrons.
However, there is no clear picture where and how these
dots are formed.
In this work we analyze the low temperature transport
through an ultra-small lithographically defined Si quan-
tum dots. While at high temperature 4 K < T < 100 K
we observe single-electron tunneling through the litho-
graphically defined dot, at T < 4 K transport is found to
be typical for a multi-dot system. We restrict ourselves to
the analysis of samples with double-dot transport charac-
teristics. From the data we extract electrostatic charac-
teristics of both the lithographically defined and the ex-
tra dots. Remarkably, transport in some samples cannot
be described by tunneling through two dots connected
in sequence but rather reflects tunneling through dots
connected in parallel to both source and drain. Taking
into account the geometry of the samples we conclude
that extra dots should be formed within the gate oxide.
Transport in p- and n-type samples are similar, suggest-
ing that the origin of the confining potential for electrons
and holes in these extra dots is the same.
The samples are metal-oxide-semiconductor field-effect
(a)BuriedOxideSilicon
Poly-Si
Drain
Source
Silicon
G
D1L R
D2
Cg1 Cg2
(c)(b)
FIG. 1. (a) Schematic of the device structure, (b) SEM mi-
crograph of a device, and (c) schematic view of two dots D1
and D2 connected to source and drain contacts L and R. G
represents a gate electrode and Cg1 and Cg2 are gate capaci-
tances. Dashed lines represent possible tunneling barriers.
transistors (MOSFETs) fabricated from a silicon-on-
insulator (SOI) wafer. The top silicon layer is patterned
by an electron-beam lithography to form a small dot con-
nected to wide source and drain regions, see schematic in
Fig. 1a. Next, the buried oxide is etched beneath the dot
transforming it into a free-standing bridge. Subsequently,
40 or 50 nm of oxide is thermally grown which further
reduces the size of the dot. Poly-silicon gate is deposited
over the bridge with the dot as well as over the adjacent
regions of the source and drain. It is important to note
that in this type of devices the gate not only controls
the potential of the dot but also changes the dot-source
and dot-drain barriers. Finally, the uncovered regions of
the source and drain are n–type or p–type doped. More
details on samples preparation can be found in Ref. [7].
Totally, about 30 hole and electron samples have been
studied. Here we present data from two samples with
hole (H5A) and electron (E5-7) field-induced channels.
An SEM investigation of test samples, Fig. 1b, reveals
that the lithographically defined dot in the Si bridge is
10-40 nm in diameter and the distance between narrow
regions of the bridge is ∼70 nm. Taking into account the
oxide thickness we estimate the gate capacitance to be
0.8–1.5 aF.
In most of our samples (with both n– and p–channel)
we see clear Coulomb blockade oscillations with a pe-
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FIG. 2. (a) Differential conductance in the hole quantum
dot sample H5A is shown as a function of the gate voltage Vg
for T = 31, 22, 10, 4.2 and 0.3 K (from top to bottom). The
trace at the lowest temperature 0.3 K has been taken in a
separate cooldown. In the inset peak width w vs T is plotted
for peaks between −3.0 < Vg < −2.2 V (w is defined in the
text). (b)-(d) Modeling of the total conductance at T = 0.3
K assuming that the two dots are connected (b) in series, (c)
in parallel, or (d) mixed.
riod ∆Vg1 = 100 − 160 mV up to ∼100 K. A typical
charge addition spectra is plotted in Fig. 2 and Fig 3
for samples H5A and E5-7. In H5A the spectrum is
almost periodic as a function of the gate voltage Vg
at T > 4 K with the period ∆Vg1 ≈ 130 mV. As-
suming that each peak corresponds to an addition of
one hole into the dot we calculate the gate capacitance
Cg1 = e/∆Vg1 = 1.2 aF, which is within the error bars
for the capacitance estimated from the sample geometry.
The lineshape of an individual peak can be described [8,9]
by G ∝ cosh−2[(Vg−V
i
g )/2.5αkBT ], where V
i
g is the peak
position and coefficient α = Ctotal/eCg relates the change
in the Vg to the shift of the energy levels in the dot rela-
tive to the Fermi energy in the contacts. This expression
is valid if both coupling to the leads Γ and single-particle
level spacing ∆E are small: Γ,∆E ≪ kBT ≪ e
2/Ctotal.
We fit the data for H5A with
∑
i cosh
−2[(Vg − V
i
g )/w]
in the range -3.0 V < Vg < −2.2 V and the extracted
w is plotted in the inset in Fig. 2. From the linear fit
w = 11.3 + 2.2T [mV] we find the coefficient α = 10
[mV/meV], thus the Coulomb energy is ≈ 13 meV and
the total capacitance Ctotal = 12.3 aF. The main contri-
bution to Ctotal comes from dot-to-lead capacitances (an
estimated self-capacitance is a few aF). The extrapolated
value of w at zero temperature provides an estimate for
the level broadening Γ ≈ 1 meV.
At T < 4 K oscillations with another period, much
smaller than ∆Vg1, appear as a function of Vg. The small
period is in the range ∆Vg2 = 8− 25 mV in different de-
vices (∆Vg2 = 11.8 mV for the sample in Fig. 2). This
small period is due to a single-hole tunneling through
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FIG. 3. Differential conductance in an electron quantum
dot sample E5-7 is plotted as a function of the gate voltage
Vg for (a) different dc source-drain bias Vb and (b) different
temperatures. In (a) each curve is measured at different Vb
from -20 mV (bottom curve) to 20 mV (top curve) at T = 1.5
K. Arrows indicate the curve with Vb = 0. All curves are offset
by 0.5 µS. Data in (b) is taken at zero bias. The excitation
voltage is 100 µV.
a second dot and the corresponding gate capacitance
Cg2 = e/∆Vg2 = 6 − 20 aF. However, there is no in-
tentionally defined second dot in our devices. Below we
first analyze the experimental results and then discuss
where the second dot can be formed.
At low temperatures and small gate voltages (close to
the turn-on of the device at high temperatures) current
is either totally suppressed, as in E5-7 at Vg < 3.5 V,
Fig. 3a, or there are sharp peaks with no apparent pe-
riodicity, as in H5A at Vg > −2.3 V, Fig. 2. Both sup-
pression of the current and “stochastic Coulomb block-
ade” [10] are typical signatures of tunneling through two
sequentially connected dots. The non-zero conductance
can be restored either by raising the temperature (Fig. 2)
or by increasing the source-drain bias Vb (Fig. 3a). In
both cases, G is modulated with ∆Vg1 and ∆Vg2, consis-
tent with sequential tunneling. We conclude that in these
regime the two dots are connected in series L-D1-D2-R
(see schematic in Fig. 1c).
At larger gate voltages (Vg > 6 V for E5-7 and
Vg < −2.3 V for H5A) current is not suppressed even
at the lowest temperatures. However, the G pattern is
different in the H5A and E5-7 samples. In H5A, the
oscillations with ∆Vg2 have approximately the same am-
plitude (except for the sharp peaks which are separated
by approximately ∆Vg1), while in E5-7 the amplitude of
the fast oscillations is modulated by ∆Vg1. Also, the de-
pendence of the amplitude of the fast modulations on the
average conductance < G > is different: in H5A the am-
plitude is almost < G >-independent, while in E5-7 it is
larger for larger < G >.
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Non-vanishing periodic conductance at low temper-
atures requires that the transport is governed by the
Coulomb blockade through only one dot D2. That can
be achieved either if both barriers between the contacts
and the D2 become transparent enough to allow substan-
tial tunneling or if the strong coupling between the main
dot D1 and one of the leads results in a non-vanishing
density of states in the dot at T = 0. If we neglect
coupling between the dots, in the former case the total
conductance is approximately the sum of two conduc-
tances, Gparallel ≈ G1 + G2, where G1 is conductance
through the main dot L-D1-R and G2 is conductance
through the second dot L-D2-R. This case is modeled
in Fig 2c using experimentally determined parameters
of sample H5A. From the analysis of high-temperature
transport we found that the zero-temperature broaden-
ing of D1 peaks αΓ ≈ 10 mV ≈ ∆Vg2 ≪ ∆Vg1 = 130
mV and that G should be exponentially suppressed be-
tween D1 peaks at T = 0.3 K if the dots are connected
in series L-D1-D2-R, Fig 2b. The best description of the
low temperature transport at -3.0 V < Vg < −2.3 V in
H5A is achieved if we assume that there are two conduct-
ing paths in parallel: through the extra dot L-D2-R and
through both dots together L-D1-D2-R, Fig 2d.
In the latter case, the dots are connected in series L-
D1-D2-R. At high Vg the barrier between L and D1 is
reduced giving rise to a large level broadening Γ. The
total conductance is Gseries ≈ GBWG2/(GBW + G2),
where G2 is the Coulomb blockade conductance through
D2 alone and GBW =
2e2
h
Γ2/(Γ2 + δE2) is the Breit-
Wigner conductance through D1 and δE = (Vg − V
i
g )/α.
In this case Gseries is following GBW and is modulated
by G2. Moreover, if we assume that the amplitude of G2
is not a strong function of Vg, the amplitude of Gseries
modulation will be a function of GBW , namely the larger
GBW the larger the amplitude of the modulation of the
total conductance. This model of two dots in series with
one being strongly coupled to the leads is in qualitative
agreement with the data from sample E5-7.
Non-equilibrium transport through E5-7 is shown in
Fig. 4 with a single G vs. Vb trace at a fixed Vg shown at
the top of the figure. White diamond-shaped Coulomb
blockade regions are clearly seen on the gray-scale plot.
Peaks in G at positive bias are due to asymmetry in the
tunneling barriers [11]: at negative biases tunneling to
the dot is slower than tunneling off the dot and only
one extra electron occupies the dot at any given time,
thus only one peak, corresponding to the onset of the
current, is observed (we have not seen any features due
to the size quantization, which is not surprising if we
take into account the large number of electrons in this
dot). At positive biases current is limited by the time
the electron spends in the dot before it tunnels out. In
this regime an extra step in the I-V characteristic (and a
corresponding peak in its derivative G) is observed every
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FIG. 4. Differential conductance on a gray scale as a func-
tion of both Vg and Vb. A single trace at Vg = 7.922 is shown
at the top. Arrows indicate onset of the tunneling of 1,2 and
3 electrons simultaneously, as discussed in the text.
time one more electron can tunnel into the dot. These
peaks, marked with arrows, are separated by the charging
energy Uc = e∆Vb = 8 meV.
Electrostatic parameters of the D2 dot can be readily
extracted from Fig. 4. The source, drain and gate ca-
pacitances are 8.5, 2.7 and 6.4 aF and the corresponding
charging energy is ≈ 9 meV. The charging energy of ≈ 11
meV is obtained by analyzing Fermi-Dirac broadening of
the conductance peaks as a function of temperature and
the period of oscillations. The fact that it requires the
application of Vb = 10 mV to lift the Coulomb blockade
means that in the Coulomb blockade regime all the bias
is applied across the second dot, consistent with large
conductance through D1.
Where does the second dot reside? One possibility is
that the silicon bridge, containing the lithographically
defined dot, breaks up at low temperatures as a result
of the depletion due to variations of the bridge thickness
and fluctuations in the thickness of the gate oxide, or
due to the field induced by ionized impurities. However,
in this case Cg2 should be less than Cg1. In fact, if we
assume that the thickness of the thermally grown oxide
is uniform, the gate capacitance of the largest possible
dot in the channel cannot be larger than 1.5 aF. Also, if
at low temperatures the main dot would split into two or
more dots we should see the change in the period of the
large oscillations [12], inconsistent with our observations.
Another possibility is that the dot is formed in the
contact region adjacent to the bridge. Given that the
oxide thickness is 40 nm, the second dot diameter should
be ≈ 100 nm. We measured two devices which have 30
nm wide and 500 nm long channels, fabricated using the
same technique as the dot devices. Both samples show
regular MOSFET characteristics down to 50 mK. Thus,
it is unlikely that a dot is formed in the wide contact
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regions of the device. Even if such a dot was formed
occasionally in some device by, for example, randomly
distributed impurities, it is unlikely that dots of approx-
imately the same size would be formed in all samples.
Another argument against such a scenario is that if the
second dot is formed inside one of the contact regions,
it cannot be coupled to the other contact to provide a
parallel conduction channel, as in sample H5A.
Thus, the second dot should reside within the gate
oxide, which surrounds the lithographically defined dot.
Some traps can create confining potential in both con-
duction and valence bands, for example Pb center has
energy levels at Ec − 0.3 eV and Ev + 0.3 eV. Several
samples show a hysteresis during large gate voltage scans
accompanied by sudden switching. This behavior can be
attributed to the charging-discharging of traps in the ox-
ide. If such a trap happens to be in a tunneling distance
from both the lithographically defined dot and a contact,
or the trap is extended from one contact to the other, it
may appear as a second dot in the conductance.
To summarize our results, we performed an extensive
study of a large number of Si quantum dots. We found
that all devices show multi-dot transport characteristics
at low temperatures. From the data analysis we arrived
at the conclusion that at least double-dot behavior is
caused not by the depletion of the silicon channel but by
additional transport through traps within the oxide.
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